File:RTL NPN NOR Gate.svg

From Vero - Wikipedia
Jump to navigation Jump to search

Original file (SVG file, nominally 280 × 280 pixels, file size: 3 KB)

This file is from Wikimedia Commons and may be used by other projects. The description on its file description page there is shown below.

Description
English: An implementation of a NOR gate using Resistor-transistor logic.
Date
Source Own work
Author Inductiveload
Permission
(Reusing this file)
Public domain I, the copyright holder of this work, release this work into the public domain. This applies worldwide.
In some countries this may not be legally possible; if so:
I grant anyone the right to use this work for any purpose, without any conditions, unless such conditions are required by law.
Other versions
  • int .svg
    int .svg
  • int .png
    int .png
  • int .svg
    int .svg

Captions

Add a one-line explanation of what this file represents

Items portrayed in this file

depicts

inception

18 January 2009

media type

image/svg+xml

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current16:28, 12 April 2023Thumbnail for version as of 16:28, 12 April 2023280 × 280 (3 KB)wikimediacommons>Avmichsmall background fixes

The following page uses this file:

Retrieved from "https://wiki.sarg.dev/index.php/File:RTL_NPN_NOR_Gate.svg"